Welcome![Sign In][Sign Up]
Location:
Search - uart VHDL

Search list

[VHDL-FPGA-Veriloguart_mod

Description: 与上位机通信的串口驱动程序,基于VHDL语言-uart module
Platform: | Size: 3072 | Author: 宋振伟 | Hits:

[MiddleWareUart_Tx

Description: Uart Transmitter with VHDL
Platform: | Size: 1024 | Author: meh | Hits:

[VHDL-FPGA-VerilogUART_VHDL

Description: UART controller for VHDL on Spartan dev board
Platform: | Size: 12288 | Author: SilentB | Hits:

[Home Personal applicationblutooth

Description: A VHDL bluetooth transceiver UART project with python scripts.
Platform: | Size: 104448 | Author: Pasqualino31 | Hits:

[Othervhdl_source

Description: VHDL语言实现UART 串口功能;波特率可以自由设置。-VHDL language UART serial port function,The baud rate can be freely set.
Platform: | Size: 3072 | Author: ybzhang | Hits:

[VHDL-FPGA-VerilogIP

Description: USB+UART+I2C+VGA+ARM7+MC8051 altera IP核-USB+UART+I2C+VGA+ARM7+MC8051 Verrlog VHDL
Platform: | Size: 3806208 | Author: 刘春焱 | Hits:

[VHDL-FPGA-VerilogURAT

Description: 在ISE环境下,用VHDL语言实现RS232串口设计,实现串口通信。通过串口调试工具向 0000000UART发送16进制数,FPGA将UART接收到的串行数据转换为并行数据,并在8个 LED灯上输出显示;同时,并行数据又被重新转换为串行数据,重新送给RS-232接口,并在 串口调试工具上再次显示,SW0为复位键。 比如:串口调试工具发送两位16进制数,然后能在LED上显示,并且重新在串口调试工 具上显示。串口调试工具设置:波特率设为9600,默认奇校验。-In the ISE environment, using VHDL language RS232 serial port design, serial communication. Through the serial debugging tool to 0000000UART Send a hexadecimal number, FPGA serial data received by the UART converted to parallel data, and 8 LED lights on the output display the same time, parallel data has been re-converted to serial data, re-sent to the RS-232 interface, and in Serial debugging tools on the show again, SW0 for the reset button. For example: serial debugging tool to send two 16 hexadecimal number, and then can be displayed on the LED, and re-debugging in the serial port With a display. Serial debugging tool settings: baud rate is set to 9600, the default odd parity.
Platform: | Size: 403456 | Author: panda | Hits:

[VHDL-FPGA-VerilogUART_16750_vhdl

Description: UART串口FPGA源文件,VHDL设计文件,兼容16750-UART FPGA VHDL 16750
Platform: | Size: 23552 | Author: yp | Hits:

[DSP programcode

Description: vhdl code which includes various codes of clock divider uart lcd etc
Platform: | Size: 2028544 | Author: devi | Hits:
« 1 2 ... 24 25 26 27 28 29»

CodeBus www.codebus.net